

Japanese Patent Laid-Open Publication No. Heisei 9-8205

(TITLE OF THE INVENTION)

RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

(CLAIMS)

1. A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:
- inner leads having the thickness less than that of the lead frame blank; and
- terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside beyond a resin encapsulate, each inner lead possessing a rectangular cross-section and having four

surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

2. A resin-encapsulated semiconductor device using
10 a lead frame which is shaped in accordance with a two-step
etching process to a body wherein a thickness of inner
leads is less than that of the lead frame blank,
comprising:

15 inner leads having the thickness less than that of the
lead frame blank; and
20 terminal columns integrally connected to the inner
leads and having the same thickness with the lead frame
blank, the terminal columns possessing a column-shaped
configuration which is adapted to be electrically connected
to an external circuit, the terminal columns being disposed
outside of the inner leads in a manner such that they are
coupled to the inner leads in a direction orthogonal to the
thickness-wise direction thereof, portions of top ends of
the terminal columns being exposed to the outside beyond a
25 resin encapsulate, each inner lead possessing a rectangular

cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

10 3. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein a semiconductor chip is received inward of the inner leads, and electrodes of the semiconductor chip are electrically connected to the inner leads through wires, respectively.

15

4. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad.

20

5. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape.

.25

6. The resin-encapsulated semiconductor device as

claimed in claims 1 or 2, wherein the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads.

(DETAILED DESCRIPTION OF THE INVENTION)

(FIELD OF THE INVENTION)

15 The present invention relates to a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

20

(DESCRIPTION OF THE PRIOR ART)

FIG. 15(a) shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated 25 semiconductor device includes a die pad 1511 having a

semiconductor chip 1520 mounted thereon, outer leads 1513 to be electrically connected to the associated circuits, inner leads 1512 formed integrally with the outer leads 1513, bonding wires 1530 for electrically connecting the tips of the inner leads 1512 to the bonding pad 1521 of the semiconductor chip 1520, and a resin 1540 encapsulating the semiconductor chip 1520 to protect the semiconductor chip 1520 from external stresses and contaminants. This resin-encapsulated semiconductor device, after mounting the semiconductor chip 1520 on the bonding pad 1521, is manufactured by encapsulating the semiconductor chip 1520 with the resin. In this resin-encapsulated semiconductor device, the number of the inner leads 1512 is equal to that of the bonding pads 1521 of the semiconductor chip 1520.

5 And, FIG. 15(b) shows the configuration of a monolayer lead frame used as an assembly member of the resin-encapsulated semiconductor device shown in FIG. 15a. Such a lead frame includes the bonding pad 1521 for mounting the semiconductor chip, the inner leads 1512 to be electrically connected to the semiconductor chip, the outer lead 1513 which is integral with the inner leads 1512 and is to be electrically connected to the associated circuits. This also includes dam bars 1514 serving as a dam when encapsulating the semiconductor chip with the resin, and a

10 frame 1515 serving to support the entire lead frame 1510.

15

20

25

Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy(a 42% Ni-Fe alloy), copper-based alloy by a pressing working process or an etching process. FIG. 15(b)(D) is a cross-sectional view taken along the 5 line F1-F2 of FIG. 15(b)(1).

Recently, there has been growing demand for the miniaturization and reduction in thickness of resin-encapsulated semiconductor device employing lead frames like the lead frame (plastic lead frame package) and the 10 increase of the number of terminals of resin-encapsulated semiconductor package as electronic apparatuses are miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, 15 particularly quad plate package(QFPs) and thin quad flat packages (TQFPs) have each a greatly increased number of pins.

Lead frames having inner leads arranged at small pitches among lead frames for semiconductor packages are 20 fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively large pitches among lead frames for semiconductor packages are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for 25 forming semiconductor packages having a large number of

Pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etching process, not a press working.

The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to FIG. 14. First, a copper alloy or 42 alloy thin sheet of a thickness on the order of 0.25 mm (a lead frame blank 1410) is cleaned perfectly (FIG. 14(a)). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1420 over the major surfaces of the thin film as shown in FIG. 14(b).

Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1430 as shown in FIG. 14(c). Then, the thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant containing ferric chloride as a principal component is sprayed against the thin sheet 1410 to etch through portions of the thin sheet 1410 not coated with the patterned photoresist films 1420 so that inner leads of predetermined sizes and shapes are formed as shown in FIG. 14(d).

Then, the patterned resist films are removed, the patterned thin sheet 1410 is washed to complete a lead frame having the inner leads of desired shapes as shown in FIG. 14(e). Predetermined areas of the lead frame thus formed by the etching process are silver-plated. After being washed and dried, an adhesive polyimide tape is stuck to the inner leads for fixation, predetermined tab bars are bent, when need be, and the die pad depressed. In the etching process, the etchant etches the thin sheet in both the direction of the thickness and directions perpendicular to the thickness, which limits the miniaturization of inner lead pitches of lead frames. Since the thin sheet is etched from both the major surfaces as shown in FIG. 14 during the etching process, it is said, when the lead frame has a line-and-space shape, that the smallest possible intervals between the lines are in the range of 50 to 100 μ s of the thickness of the thin sheet. From the viewpoint of forming the outer lead having a sufficient strength, generally, the thickness of the thin sheet must be about 0.125 mm or above. Furthermore, the width of the inner leads must be in the range of 70 to 80 μ m for successful wire bonding. When the etching process as illustrated in FIG. 14 is employed in fabricating a lead frame, a thin sheet of a small thickness in the range of 0.125 to 0.15 mm is used and inner leads are formed by etching so that the

fine tips thereof are arranged at a pitch of about 0.1 mm.

However, recent miniature resin-encapsulated semiconductor package requires inner leads arranged 5 pitches in the range of 0.13 to 0.15 mm, far smaller to 0.165 mm. When a lead frame is fabricated by processing thin sheet of a reduced thickness, the strength of outer leads of such a lead frame is not large enough 10 to withstand external forces that may be applied thereto in the subsequent processes including an assembling process and a chip mounting process. Accordingly, there is a limit to the reduction of the thickness of the thin sheet to enable the fabrication of a minute lead frame having fine leads arranged at very small pitches by etching.

15 An etching method previously proposed to overcome such difficulties subjects a thin sheet to an etching process to form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half-etching or pressing to form 20 the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions corresponding to the inner leads by pressing; for 25 example, the smoothness of the surface of the plated areas

is unsatisfactory, the inner leads cannot be formed in a flatness and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

15 (SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

On the other hand, because a pitch among inner leads is made narrow as the number of terminals is increased, it is considered important to know whether a problem is caused or not in association with position shift or coplanarity of an outer lead when implementing a chip mounting process. Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals.

and resolving problems which are caused in assoc:
position shift and coplanarity of an outer lead.

(MEANS FOR SOLVING THE SUBJECT MATTERS)

5 According to one aspect of the present invention there is provided a resin-encapsulated semiconductor using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns being connected to the inner leads and having the same thickness as with the lead frame blank, the terminal columns providing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the columns being disposed outside of the inner lead frame manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside being resin encapsulated, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead possessing a rectangular cross-section and having four surfaces including a

10

15

20

25

surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead

possessing a rectangular cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention, a semiconductor chip is received inward of the inner leads, and electrodes (pads) of the semiconductor chip are electrically connected to the inner leads through wires, respectively. According to another aspect of the present invention, the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad. According to another aspect of the present invention, the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape. According to still another aspect of the present invention, the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively. According to yet still

another aspect of the present invention, the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads. In the above descriptions, in the case that the terminal columns have terminal portions which are arranged on top ends of the terminal columns, with the terminal portions made of solders, etc. and exposed to the outside beyond the resin encapsulate, while it is the norm that the terminal portions comprising the solders, etc. are exposed to the outside beyond the resin encapsulate, it is not necessarily required for the terminal portions to be projected beyond the resin encapsulate. Moreover, while it is possible to use the outside surfaces of the terminal columns while they are not encapsulated by the resin encapsulate and they are exposed to the outside, the outside surfaces of the terminal columns which are not encapsulated by the resin encapsulate, can be covered by a protective frame using adhesive, etc.

20 [WORKING FUNCTIONS]

The resin-encapsulated semiconductor device in accordance with the present invention can meet a demand for an increase in the number of terminals. At the same time, in the resin-encapsulated semiconductor device, because the forming process of the outer leads as in the case of using

a mono-layered lead frame shown in FIG. 13(b) is not required, it is possible to provide a semiconductor device in which no problems are caused in association with position shift and coplanarity of the outer leads. More particularly, the use of a multi-pinned lead frame shaped in a manner that inner leads have a thickness less than that of the lead frame blank by a two-step etching process, that is, the inner leads are arranged at a fine pitch, can meet a demand for an increase in the pin number of the semiconductor device. Furthermore, by using the lead frame which is fabricated by a two-step etching process as will be described later with reference to FIG. 1, the second surface of each inner lead has coplanarity, and is excellent in wire-bonding property. In addition, since the first surface of the inner lead is also a flat surface and the third and fourth surfaces are depressed toward the inside of the inner lead, the inner leads are stable and coplanarity width upon wire bonding process can be enlarged.

20

[EMBODIMENTS]

Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to the attached drawings. First, 25 a resin-encapsulated semiconductor device in accordance

with a first embodiment of the present invention described hereinafter with reference to FIGS. 1 to 3. FIG. 1(a) is a cross-sectional view of the encapsulated semiconductor device according to the embodiment of the present invention. FIG. 1(b) is a sectional view of an inner lead taken along the line of FIG. 1(a), and FIG. 1(c) is a cross-sectional view of a terminal column taken along the line B1-B2 of FIG. 1(a). Moreover, FIG. 2(a) is a perspective view of the encapsulated semiconductor device according to the embodiment of the present invention, FIG. 2(b) is a view of the resin-encapsulated semiconductor device of FIG. 2(a), and FIG. 2(c) is a bottom view of the encapsulated semiconductor device of FIG. 2(a). In FIGS. 1 and 2, a drawing reference numeral 100 represents an encapsulated semiconductor device, 110 a semiconductor chip, 111 electrodes (pads), 120 wires, 130 a lead, 131 inner leads, 131Aa a first surface, 131Ab a second surface, 131Ac a third surface, 131Ad a fourth surface, 133 terminal columns, 133A terminal portions, 133B surfaces, 133S a top surface, 135 a die pad, and 136 a resin encapsulate.

In the resin-encapsulated semiconductor device according to the first embodiment, as shown in FIG. 1(a), the semiconductor chip 110 is placed inward of the

leads 131. As can be readily seen from FIG. 1(a), the semiconductor chip 110 is mounted on the die pad 105 at the surface thereof which is opposed to the other surface thereof where the electrodes pads 111 of the semiconductor chip 110 are arranged. Each electrode pad 111 is electrically connected to the second surface 131A of the inner lead 131 through the wire 120. The electrical connection between the resin-encapsulated semiconductor device 100 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 100 via the terminal portions 133A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 133A located on the top surfaces 133S of the terminal columns 133, respectively. In the resin-encapsulated semiconductor device of the first embodiment of the present invention, it is not necessarily required to provide a protective frame 190, and instead, a structure, as shown in FIG. 1(d), in which no protective frame is used can be adopted.

The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. Therefore, the lead frame 130A which has a contour as shown in FIG. 9(a) and is shaped by an etching process, is used as the lead frame 130. The lead frame 130 has inner leads 131 which are shaped to have a

thickness less than that of the terminal columns 133 or other portions. Dam bars 136 serve as a dam when encapsulating the semiconductor chip 110 with a resin. Moreover, although the lead frame 130A which is processed by etching to have the contour as shown in FIG. 1(a) is used in this embodiment, the lead frame is not limited to such a contour because portions except the inner leads 131 and the terminal columns 133 are not necessary. The inner leads 131 have a thickness of 40 mm whereas the portions 5 of the lead frame 130 other than the inner leads 131 have a thickness of 0.15 mm which corresponds to the thickness of the lead frame blank. The other portions of the lead frame 130 except the inner leads 131 may not have the thickness of 0.15 mm, but have a thickness of 0.125 mm-0.50 mm which 10 is thinner. The tips of the inner leads 131 have a small pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face 131Ab of the inner lead 131 has a substantially flat profile so as to allow an easy wire bonding thereon. Also, 15 as shown in FIG. 1(b), because the third and fourth faces 131Ac and 131Ad have a concave shape which is depressed toward the inside of the associated inner lead, a high strength can be obtained even though the second face (wire bonding surface) 131Ab is narrowed.

20 In the present embodiment, since twisting does not 25

occur in the inner leads 131 irrespective of whether the inner leads 131 is long or not. The inner leads having the contour, as shown in FIG. 9(a), in which the tips of the inner leads 131 are separated one from another, are prepared by the etching process, and the inner leads are resin-encapsulated after mounting the semiconductor chip thereon as will be described later. However, where the inner leads 131 are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate the lead frame by etching to have the contour as shown in FIG. 9(a). Therefore, after etching the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 131B as shown in FIG. 9(c)(1), the inner leads 131 are fixed with the reinforcing tape 160 as shown in FIG. 9(c)(D). Then, the connecting portions 131B which are not necessary in the fabrication of the resin-encapsulated semiconductor device are removed by a press as shown in FIG. 9(c)(V), and a semiconductor device is then mounted on the lead frame.

Hereinafter, a method for the fabrication of the resin-encapsulated semiconductor device will now be described with reference to FIG. 8. First, the lead frame 130A, as shown in FIG. 9(a), which is shaped by the etching process as will be described later, is prepared such that the second surfaces 131Ab of the inner leads 131 are

directed upward (FIG. 8(a)).

Then, the semiconductor chip 110 is mounted onto the die pad 135 such that the surfaces of the semiconductor chip 110 on which the electrodes 111 are arranged, are directed upward (FIG. 8(b)).

Next, after the semiconductor chip 110 is fastened onto the die pad 135, the electrodes 111 of the semiconductor chip 110 and the second surfaces 131ab of the inner leads 131 are bonded with each other using wires 120 (FIG. 8(c)).

Subsequently, encapsulation is carried out with the conventional resin encapsulate 140. Thereafter, unnecessary portions of the lead frame 130 which are protruded from the resin encapsulate 140 are cut by a press to form terminal columns 133 and also the side surfaces 133B of the terminal columns 133 (FIG. 8(d)).

Then, the dam bars 136, the frame portions 137, etc. of the lead frame 130A as shown in FIG. 9 are removed. Next, the terminal portions 133A each made of the semi-spherical solder are arranged on the outer surface of each terminal column 133 to fabricate a resin-encapsulated semiconductor device (FIG. 8(e)).

Thereafter, the protective frame 180 is arranged by means of adhesive around an entire outer surface of the resultant structure in such a manner that the side surfaces

of the terminal columns 133 are covered thereby FIG. 6(f)). At this time, the protective frame 180 functions to reinforce the semiconductor device. In other words, the protective frame 180 serves to prevent moisture from leaking into a gap between the resin encapsulate and the terminal columns due to the fact that the side surfaces of the terminal columns are exposed to the outside, whereby a crack is not formed in the semiconductor device and the breakage of the semiconductor device is avoided. However, persons skilled in the art will readily appreciate that it is not necessarily required to provide the protective frame 180. Also, when such an encapsulating process by the resin is carried out using a desized mold, the encapsulating process is implemented in a state wherein the outer side surfaces of the terminal columns of the lead frame are somewhat protruded out of the resin encapsulate.

A method for etching the lead frame of the first embodiment will now be described in conjunction with the attached drawings. FIG. 11 is of cross-sectional views respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment. In particular, the cross-sectional views of FIG. 1 correspond to a cross section taken along the line D1-D2 of FIG. 9(a). In FIG. 11, the reference numeral 1110 denotes a lead frame blank, 1120A and 1120B resist patterns, 1130 first opening,

1140 second openings, 1150 first concave portions, 1160 second concave portions, 1170 flat surfaces, and 1180 an etch-resistant layer. First, a water-soluble casein resist using potassium dichromate as a sensitive agent is coated over both surfaces of the lead frame blank 1110 made of a 42% nickel-iron alloy and having a thickness of about 0.15 mm. Using desired pattern plates, the resist films are patterned to form resist patterns 1120A and 1120B having first opening 1130 and second openings 1140, respectively (FIG. 11(a)).

The first opening 1130 is adapted to etch the lead frame blank 1110 to have a flat etched bottom surface to a thickness smaller than that of the lead frame blank 1110 in a subsequent process. The second openings 1140 are adapted to form desired shapes of tips of inner leads. Although the first opening 1130 includes at least an area forming the tips of the inner leads 111C, a topology generated by partially thinned portion by etching in a subsequent process can cause hindrance in a taping process or a clamping process for fixing the lead frame. Thus, an area to be etched needs to be large without being limited to fine portions of the tips of the inner leads. Thereafter, both surfaces of the lead frame blank 1110 formed with the resist patterns are etched using a 48 Be' ferric chloride solution of a temperature of 57°C at a spray pressure of

2.5 kg/cm². The etching process is terminated at the point of time when first recesses 1150 etched to have a flat etched bottom surface have a depth h corresponding to $\frac{1}{3}$ of the thickness of the lead frame blank (FIG. II(a)).

5 Although both surfaces of the lead frame blank 1110 are simultaneously etched in the primary etching process, it is not necessary to simultaneously etch both surfaces of the lead frame blank 1110. The reason why both surfaces of the lead frame blank 1110 are simultaneously etched, as in 10 this embodiment, is to reduce the etching time taken in a secondary etching process as will be described later. The total time taken for the primary and secondary etching processes is less than that taken in the case of etching of only one surface of the lead frame blank on which the 15 resist pattern 1120B is formed. Subsequently, the surface provided with the first recesses 1150 respectively etched at the first opening 1130 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Incotec Inc.) by a die coater to form an etch-resistant layer 1180 so as to fill up the first recesses 1150 and to 20 cover the resist pattern 1120A (FIG. II(c)).

25 It is not necessary to coat the etch-resistant layer 1180 over the entire portion of the surface provided with the resist pattern 1120A. However, it is preferred that the etch-resistant layer 1180 be coated over the entir

portion of the surface formed with the first recesses and first opening 1130, as shown in FIG. 11(c), because it is difficult to coat the etch-resistant layer 1180 on the surface portion including the first recesses.

5 Although the etch-resistant layer 1180 wax employed in embodiment is an alkali-soluble wax, any surface resistant to the etching action of the etchant solution remaining somewhat soft during etching may be used.

10 For forming the etch-resistant layer 1180 is not limited the above-mentioned wax, but may be a wax of a UV-se type. Since each first recess 1130 etched by the pre-etching process at the surface formed with the pattern adapted to form a desired shape of the inner lead to be filled up with the etch-resistant layer 1180, it is

15 further etched in the following secondary etching process. The etch-resistant layer 1180 also enhances the mechanical strength of the lead frame blank for the second etching process, thereby enabling the second etching process to be conducted while keeping a high accuracy. It is

20 possible to enable a second etchant solution to be sprayed at an increased spraying pressure, for example, 2.5 kg or above, in the secondary etching process. The increased spraying pressure promotes the progress of etching in direction of the thickness of the lead frame blank in

25 secondary etching process. Then, the lead frame blank

subjected to a secondary etching process. In this secondary etching process, the lead frame blank 1100 is etched at its surface formed with first recesses 1160 having a flat etched bottom surface, to completely perforate the second recesses 1160, thereby forming the tips of inner leads 131A (FIG. 11(d)).

The bottom surface 1170 of each recess formed by the primary etching process is flat. However, both side surfaces of each recess positioned at opposite sides of the bottom surface 1170 have a concave shape depressed toward the inside of the inner lead. Then, the lead frame blank is cleaned. After completion of the cleaning process, the etch-resistant layer 1180, and resist films (resist patterns 1120A and 1120B) are sequentially removed. Thus, a lead frame 130A having a structure of FIG. 9(a) is obtained in which tips of the inner leads 131A are arranged at a fine pitch. The removal of the etch-resistant layer 1180 and resist films (resist patterns 1120A and 1120B) is achieved using a sodium hydroxide solution serving to dissolve them.

The processes for manufacturing the lead frame as shown in FIG. 11, is to form by means of etching the lead frame having the tips of the inner leads used in this embodiment of the present invention, which have a thickness less than that of the lead frame. Especially, the first

surfaces 131Aa of the tips of the inner leads as shown in FIG. 1, are flushed with one surfaces of remaining portions of the inner leads having the same thickness with the lead frame while being opposed to the second surfaces 131Ab, and the third and fourth surfaces are formed to have a concave shape which is depressed toward the inside of the inner leads. Where a semiconductor chip is mounted on the second surfaces 131Ab of the inner leads by means of bumps for an electrical connection therebetween, as in a semiconductor device according to a third embodiment as will be described hereinafter, an increased tolerance for the connection by bumps is obtained when the second surface 131Ab has a concave shape depressed toward the inside of the inner lead. To this end, an etching method shown in FIG. 12 is adopted in this case. The etching method shown in FIG. 12 is the same as that of FIG. 11 in association with its primary etching process. After completion of the primary etching process, the etching method is conducted in a manner different from that of the etching method of FIG. 11 in that the second etching process is conducted at the side of the first recesses 1150 after filling up the second recesses 1160 by the etch-resist layer 1180, thereby completely perforating the second recesses 1160. At this time, by implementing the primary etching process, etching at the side of the second openings 1140 is performed in a

sufficient manner. The cross section of each inner lead, including its tip, formed in accordance with the etching method of FIG. 12, has a concave shape depressed toward the inside of the inner lead at the second surface 131Ab, as shown in FIG. 6(b).

The etching method in which the etching process is conducted at two separate steps, respectively, as in that of FIGs. 11 and 12, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130A of the first embodiment shown in FIG. 9 involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In particular, the etching method makes it possible to achieve a desired fineness. In accordance with the method illustrated in FIGS. 11 and 12, the fineness of the tip of each inner lead 131A formed by this method is dependent on the shape of the second recesses 1160 and the thickness t of the inner lead tip which is finally obtained. For example, where the blank has a thickness t reduced to 50 μm , the inner leads can have a fineness corresponding to a lead width W_1 of 100 μm and a tip pitch p of 0.15 mm, as shown in FIG. 11(e). In the case of using a small blank thickness t of about 30 μm and a lead

width W_1 of 70 μm , it is possible to form inner leads having a fineness corresponding to an inner lead pitch p of 0.12 mm. Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the blank thickness t and the lead width W_1 . That is to say, an inner lead tip pitch p up to 0.08 mm, a blank thickness up to 25 μm , and a lead width W_1 up to 40 μm can be obtained.

In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the inner leads are short in their length, a lead frame illustrated in FIG. 9(a) can be directly obtained. However, where the inner leads are long in length as compared to those of the first embodiment, the inner leads have tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state where the tips of the inner leads are bound to each other by a connecting member 131B as shown in FIG. 9(c)(1). Then, the connecting member 131B which is not necessary for the fabrication of a semiconductor package is cut off by means of a press to obtain a lead frame shaped as shown in FIG. 9(a).

Moreover, as described above, where unnecessary portions in a structure shown in FIG. 9(c)(1) are cut to obtain the lead frame having the contour shown in FIG.

9(a), a reinforcing tape 160 (a polyimide tape) is generally used, as shown in FIG. 9(c)(v). While the connecting member 131B is cut off by means of a press to obtain the contour shown in FIG. 9(c)(D), a semiconductor device is mounted on the lead frame still having the reinforcing tape attached thereto. Also, the mounted semiconductor device is encapsulated with a resin in a condition where the lead frame still has the tape. The line E11-E12 illustrates a cut portion.

10 The tip of the inner lead 131 of the lead frame used in the semiconductor device of this first embodiment has a cross-sectional shape as shown in FIG. 13(1)(a). The tip 131A has an etched flat surface (second surface) 131Ab which is substantially flat and therefore has a width W1 slightly greater than the width W2 of an opposite surface. The widths W1 and W2 (about 1000 μ m) are more than the width W at the central portion of the tips when viewed in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having opposite wide surfaces. To this end, although either of the opposite surfaces of the tip 131A can be easily electrically connected to a semiconductor device (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as shown in FIG. 13(D)(a). In FIG. 13, a reference numeral

131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the case of FIG. 13(B)(a), there has particularly excellent in wire-bonding property, because the etched flat surface does not have roughness. FIG. 13(B) shows that the tip 1331B of the inner lead of the lead frame fabricated according to the process illustrated in FIG. 14 is wire-bonded to a semiconductor device. In this case, however, both the opposite surfaces of the tip 1331B of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite surfaces of the tip 1331B is formed of surfaces of the lead frame blank, these surfaces have an inferior wire-bonding property as compared to that of the etched flat surface of this first embodiment. FIG. 13(=) shows that the inner lead tip 1331C or 1331D, obtained by thinning in its thickness by a means of a press (coining) and then by etching, is wire-bonded to a semiconductor device (not shown). In this case, however, a pressed surface of the inner lead tip is not flat as shown FIG. 13(=). Thus, the wire-bonding on either of the opposite surfaces as shown in FIG. 13(=)(a) or FIG. 13(=)(b) often results in an insufficient wire-bonding stability and a problematic quality. The drawing reference numeral 1331Ab represents a coining surface.

A modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention will be described hereinafter. FIGS. 3(a) through 3(e) are cross-sectional views of the modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention. The semiconductor device of the modified example as shown in FIG. 3(a), is different from that of the first embodiment in that a position of the die pad 135 is changed, that is, the die pad 135 is exposed to the outside. By the fact that the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Also, in the semiconductor device of the modified example as shown in FIG. 3(b), because the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Unlike the first embodiment or the modified example as shown in FIG. 3(a), in the present modified example as shown in FIG. 3(b), because a direction of the semiconductor device 110 is changed, the first surfaces of the lead frame are established as the wire bonding surfaces. The modified examples as shown in FIGS. 3(c), 3(d) and 3(e), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the first embodiment, the modified

example as shown in FIG. 3(a) and the modified example as shown in FIG. 3(b), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions, whereby an entire manufacturing procedure can be simplified.

Next, a resin-encapsulated semiconductor device in accordance with a second embodiment of the present invention will be described. FIG. 4(a) is a cross-sectional view of the resin-encapsulated semiconductor device in accordance with the second embodiment of the present invention, FIG. 4(b) is a cross-sectional view illustrating inner leads, taken along the line A3-A4 of FIG. 4(a), and FIG. 4(c) is a cross-sectional view illustrating a terminal column, taken along the line B3-B4 of FIG. 4(a). Because an outer appearance of the semiconductor device of the second embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 3, the drawing reference numeral 200 represents a semiconductor device, 210 a semiconductor chip, 211 electrodes (pads), 220 wires, 230 a lead frame, 231 inner leads, 231Ab a second surface, 231Ac a third surface, 231Ad a fourth surface, 233 terminal columns, 233A terminal portions, 233B side surfaces, 233S top surfaces, 240 a resin encapsulate, and 270 a reinforcing fastener tape. In the semiconductor device of

this second embodiment, the lead frame 230 does not have a die pad, the semiconductor chip 210 is fastened to the inner leads 231 by the reinforcing fastener tape 240, and the semiconductor chip 210 is electrically connected at its electrodes (pads) 211 to the second surfaces 231AB of the inner leads 231 by wires 220. Also, in the case of this second embodiment, similarly to the first embodiment, the electrical connection between the resin-encapsulated semiconductor device 200 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 200 via the terminal portions 233A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 233A located on the top surfaces 233S of the terminal columns 233, respectively.

In addition, the semiconductor device of this second embodiment does not have a die pad as shown in FIGs. 10(a) and 10(b). The manufacturing method of the semiconductor device of this embodiment using the lead frame 230A which is shaped by the etching process is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of the second embodiment, the wire

bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 210 is fastened together with the inner leads 231 by the reinforcing fastener tape 270. Also, the cutting process 5 for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment. The lead frame 230, as shown in FIG. 10(a) is obtained in the same manner by which the lead frame 130A as shown in FIG. 9(a) is obtained. In other words, by cutting the resultant structure obtained after etching the structure as shown in FIG. 10(c)(1), the contour as shown in FIG. 10(a) is obtained. At this time, the conventional reinforcing fastener tape 260 (the polyimide tape) as shown in FIG. 10(c)(□), which performs a reinforcing function is used.

FIG. 5(a) through 5(c) are cross-sectional views illustrating modified examples of the semiconductor device of the second embodiment. The semiconductor device as shown in FIG. 5(a) is different from the semiconductor device of the second embodiment, in that the surface of the semiconductor chip thereof which has the electrodes is directed downward. The modified examples as shown in FIGS. 5(b) and 5(c), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the second embodiment and the modified example as shown in FIG.

5(a), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions. In these examples, because a protective frame is not used and the side 5 surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

Hereinafter, a resin-encapsulated semiconductor device in accordance with a third embodiment of the present invention will be described. FIG. 6(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the third embodiment, FIG. 6(b) is a cross-sectional view illustrating inner leads, taken along the line A5-A6 of FIG. 6(a), and FIG. 6(c) is a cross-sectional view illustrating a terminal column, taken along the line B5-B6 of FIG. 6(b). Because an outer appearance of the semiconductor device of this third embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 6, the drawing reference numeral 300 represents a semiconductor device, 310 a semiconductor chip, 312 bumps, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B side surfaces, 333S top surfaces, 340 a resin encapsulate, and 350 a

reinforcing fastener tape. In the semiconductor device of this third embodiment, the semiconductor chip 310 is fastened to the second surfaces 331Ab of the inner leads 331 by the bumps 311 thereby to be electrically connected to the second surfaces 331Ab. The lead frame 330 has a contour as shown in FIGS. 10(a) and 10(b), which is formed by the etching process of FIG. 11. As shown in FIG. 13(1)(b), both widths W1A and W2A (about 100 μm) at top and bottom ends of the inner leads 331 are larger than a width WA at a center portion in a thickness-wise direction. Due to the fact that the second surfaces 331Ab of the inner leads 331 is depressed toward the inside of the inner leads and the first surfaces 331Aa are flat, a desired fineness can be obtained. Also, when the second surfaces 331Ab of the inner leads 331 are electrically connected to the semiconductor chip via bumps, easy connection can be accomplished as shown in FIG. 13(0)(b). Further, in the case of this third embodiment, as in the case of the first and second embodiments, the electrical connection between the resin-encapsulated semiconductor device 300 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 300 via the terminal portions 333A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 333A located on the top surfaces of the terminal

columns 333, respectively.

In addition, unlike the semiconductor device of the first embodiment, the semiconductor device of this third embodiment uses a lead frame which is shaped by the etching process as shown in FIG. 12. However, the manufacturing method of the semiconductor device of this embodiment is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of this third embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened to the inner leads 331 via the bumps. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment.

FIG. 6(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance with the third embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 6(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal

portions. Because the protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5 Hereinafter, a resin-encapsulated semiconductor
device in accordance with a fourth embodiment of the
present invention will be described. FIG. 7(a) is a cross-
sectional view of the resin-encapsulated semiconductor
device of the fourth embodiment, FIG. 7(b) is a cross-
sectional view illustrating inner leads, taken along the
line A7-A8 of FIG. 7(a), and FIG. 7(c) is a cross-sectional
view illustrating a terminal column, taken along the line
B7-B8 of FIG. 7(b). Because an outer appearance of the
semiconductor device of this fourth embodiment is
substantially the same as that of the first embodiment, it
is not illustrated in the drawings. In FIG. 7, the drawing
reference numeral 400 represents a semiconductor device,
410 a semiconductor chip, 411 pads, 430 a lead frame, 431
inner leads, 431Aa a first surface, 431Ab a second surface,
431Ac a third surface, 431Ad a fourth surface, 433 terminal
columns, 433A terminal portions, 433B side surfaces, 433S
top surfaces, 440 a resin encapsulate, and 470 insulating
adhesive. In the semiconductor device of this fourth
embodiment, one surface of the semiconductor chip 410 on
which the pads 411 are disposed is fastened to the second

surfaces 431Ab of the inner leads 431 by the insul.
adhesive 470, and the pads 411 and the first surfaces .
of the inner leads 431 are electrically connected with
other by wires 420. The semiconductor device of
5 fourth embodiment uses the same lead frame which is use
the third embodiment, which has the contour as shown
FIG. 10(a) and 10(b). Also, in the case of this fo
embodiment, as in the case of the first and sec
embodiments, the electrical connection between the res
10 encapsulated semiconductor device 400 of this embodi
and an external circuit is achieved by mounting the res
encapsulated semiconductor device 400 via the termi
portions 433A each being made of a semi-spherical solder
on a printed circuit substrate, with the terminal portio
15 433A located on the top surfaces of the terminal colum
433, respectively.

FIG. 7(d) is a cross-sectional view illustrating
modified example of the semiconductor device in accordance
with the fourth embodiment of the present invention.
20 the modified example of the semiconductor device as show
in FIG. 7(d), the terminal portions each comprising th
semi-spherical solder are not provided, and the to
surfaces of the terminal columns are directly used as th
terminal portions. Because the protective frame is not
25 used and the side surfaces 433B of the terminal columns 433

are exposed to the outside, a checking operation by a test, etc. can be easily performed.

(EFFECTS OF THE INVENTION)

5 The present invention provides a resin-encapsulated semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number. Furthermore, the resin-
10 encapsulated semiconductor device in accordance with this invention does not require a process of cutting or bending the dam bars as in the case of using a lead frame having outer leads as shown in FIG. 13(b). As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem
15 associated with coplanarity. In addition to these advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay time.
20

59:543 v1

59:543 v1

特開平9-8205

(1)公明 平成7(1995)年6月14日

(2)出願人
KOTI 23/50

第2回号 特別公報登録

F1
KOTI 23/50

は行を示す

23/12

23/12

-1
-1
-1


(1)出願番号	特開平7-170490	(1)代理人	000002897 大日本印刷株式会社 東京都新宿区市谷本郷町一丁目1619
(2)出願日	平成7年(1995)6月14日	(2)発明者	山田 一 大日本印刷株式会社内 東京都新宿区市谷本郷町一丁目1619
(3)発明者	佐々木 夏 大日本印刷株式会社内 東京都新宿区市谷本郷町一丁目1619	(4)代理人	井澤士 小西 雄貴

(5)【発明の名称】紙面封止型半透明袋

(6)【要約】(参考)

【目的】多様化に対応させ、且つ、アクリーリードの収容ズレや平坦化の問題にも対応できる紙面封止型半透明袋を提供する。

【手段】一般的に連結したリードフレーム端子と同じ端子部と接続するための端子部113とを有し、且つ、端子部はインナーリードの外側部においてインナーリードに対して左右方向には反して抜けられており、端子部の先端部に半透明からなる端子部を抜け、端子部を封止用接着部から露出させ、端子部の外側の側面の側面を封止用接着部から露出させており、インナーリードは、端子部が端子部で第1面131Aと、第2面132Aと、第3面133Aと、第4面134Aの順序を有しており、かつ第1面はリードフレーム端子と同じ端子の部分の一方の面と同一平面上にあって第2面に向かっており、第3面、第4面にインナーリードの内部に向かって込んだ形に形成されている。



(メルガスのセイ)

(コスモ1) 2段ニッティング加工によりインナーリードの底をがリードフレームミガの厚さよりし及に内側に二重されたりードフレームを成した中はに底面であつて、前記リードフレームは、リードフレームをよりし頂面のインナーリードと、エインシナーリードに一様に通はしたりードフレームミガと同じ底との外側に封止と接続するための底の部テリとを有し、且つ、該子丘にインナーリードの内底面においてインナーリードに対して左右両方向に底穴して抜けられており、該子丘の元底面に底穴からなる範テリを抜け、該テリを封止用接脚から其底出させ、コスモの内部の内底を封止用接脚から其底出させており、インナーリードは、該底出が該万能で第1底、第2底、第3底、第4底の4底を有しております。かつ第1底はリードフレーム本体と同じ底との他の部分の一萬の面と同一平面上にあって第2底に向を合つており、第3底、第4底はインナーリードの内側に向かって凹んだ形状に形成されていることを特徴とする底封止部三底底面。

(国語版2) 2段ニッティング加工によりインテーリードの底面がリードフレーム底面の底を上りし段面に力を加されたリードフレームを用いた構造を示す。また、前記リードフレームに、リードフレーム底面よりも内側のインテーリードと、該インテーリードに一端的に接続したリードフレーム底面とは同じ底面の部材群とは、すべてうための底面の底子底とをなし、且つ、底子底にはインテーリードの外底面においてインテーリードに沿して左右方向に延長して抜けられており、底子底の先端の一部を封止用底面から露出させて底子底とし、底子底の外側の側面を封止用底面から露出させており、インテーリードは、断面形状がほぼ扇形である第1面、第2面、第3面、第4面の4面を有しており、かつ第1面はリードフレーム底面と同じ底面その他の部分の一方の面と同一位置にあって第2面に向きており、第3面、第4面はインテーリードの内側に向かって凹んだ底面におけることとなる。封止用底面は、リードフレーム底面に

【文例3】 基次項しないし2において、半導体電子インナーリード間に在り、正極半導体電子の電気抵抗にイナにてインナーリードと電気的に隔離されていうちことを因とする構成は特許法第2条第1項

次回第4回 カズトコにおいて、リードフレームにタバッジを差しており、本体電子はダイバッジ上に搭載され、固定されていることを内蔵とする電源供給装置

【次第5】 は式図3において、リードフレームにダブルテープを貼らないもので、半導体素子はインナーリードとともに外側固定用テープにより固定されていること、外側固定部はリードフレームの底面である。

【註大項6】 註文項1ないし2において、モニタモニテ
モニタモニテのモニタモニテのモニタモニテのモニタモニテのモニタモニテ

に施設はヨーロッパにより選定されており、日本は東ヨーロッパの医療分野はワイヤーによりインナーリードの第一主と位置づけられ、第三としていることを支持する。これは社会型による評価。

(はづき?) ロスモーないし2において、モードはモードにパンプによりインテーリードの約2年に固定されて、次第にインテーリードと対比していることを述べた。モードはモードを示す。

(見附の二番目を参照)

(0001)

(電気上ののが良弊害) は兄弟には、やはり本筋の多忙さを
に堪忍でき、且つ、アカターリードの近エヌメ（スニ
ー）やアカターリードの半電性（コブラナリティー）の
電圧に耐えてから、リードフレームを用いた音波封止
部は容易に倒れる。

100021

(反応の区域)を元より用いられていう複合体型の
活性基團(アラミッククリードフレームパッケージ)
は、一粒に8151-2)に示されたような構造であり、
活性基團としての性質を有するダイパッド8151-10
活性の区域との反応が実現を行なうためのアフターリード
8151-3。アフターリード8151-3に一骨となつた
インテリード8151-2、およびインテリード8151-1
の活性基とモヌエチチ8152-0の電極パッド8152-1
を電気的に接続するためのワイヤ8153-0。半導体ま
テ8152-0を介して外からへの応力、荷重から守る
8154-0がからなつており、これはまた8152-0をリ
ードフレームのダイパッド8151-1又8152-1に接続した
上、電極8154-0により接続してパッケージとしたもの
で、モヌエチチ8152-0の電極パッド8152-1に付けて
ある他のインテリード8151-2を必要とするものであ

そして、このような逆反止型の半導体管の独立シリトとして用いられる(基層)リードフレームは、一端には図15(b)に示すような構造のもので、半導体チップを固定するためのダイパッド1511と、ダイパッド1511の周囲に沿はれた半導体チップとなる基層との接続するためのインナーリード1512、並インナーリード1512を通して内外電極との電極を行うためのアウトナーリード1513、底面封止する底のダムとなるダムバー1514、リードフレーム1510全体を支持するフレーム(2)、且1515を備えており、逆元、コバルト、48金(42ニッケル-8金)、及表示金のような2種に分割した金線を用い、プレス加工しくはエッチングにより形成されていた。即、図15(b)、(c)、図15(d)、(e)に示すリードフレーム半導体の1-5277に示す基層固定である。

00031 このようなリードフレームを採用した高輝度LEDの構造は、図2-2の構造である。この構造において、電子回路部の配線は、リードフレーム上に形成された凹部（リードホール）に通じる溝（リードホール溝）を通じて、リードフレーム上の配線部と接続される。

リード酸アルミニウムのエッチングによるルビを形成しておるが、これが発光とされていた。

[0.004] しかしながら、既に、またはドリルニードルには、小パンケージでは、まだ電子であるインテリードのピッチが0.165mmピッチを見て、既に0.15mmピッチまでの半ピッチ化多層ができた。そこで、エッティング加工において、リード起りのままでなくした場合は、アセンブリ工法やマスク工法といった後工程におけるアフターリードの除去工程が面倒いいうふながら、車にリード起りの基板を強くしてエッティング加工を行う方法にも难关が出てきた。

(0005) これに反応する方たとして、アカーディー
ドの見本を提出したまま測定を行つた所で、インテー
リード成分をハーフニッティングもしくはプレスにより組
みてニッティング加工を行う方たが最もされていちらし
かし、プレスにより組んでエッティングが工毛あるこなう
場合には、仕工場においての用意が不足する（例えは、
つまニリアの手作業）でシテナンツモールチゼン
のクラシブに必要なインテリードの三種類、アモ
リウムが供給されない。當所を2度行なわなければならな
く仕組工場が当所になら、元請工場が多くある。そし
て、インテリード成分をハーフニッティングにより組く
てエッティング加工を行う方たの場合はにも、石炭を2度
しなければならず、取扱工場が当所にならといふのが
あり、いずれも実用化には、まだ至っていないのが
状である。

00061
児が成長しようとすると必ず「一千万」にはなるのである。この一千万にはいインテリードビンテが近くたらしく、これはモスヌドウ口に、アフターリードの位置ズレ(ズキュー)やエモゼ(コラナリティナー)の乱れなどが大きくなってきた。本児は、このような状況のもと多変化にかられて、且つ、アフターリードの位置(ズキュー)やエモゼ(コラナリティナー)の位置が乱れやすくなってしまったことは本児の成長をしにくくするものである。

1月を経過するまでの年は、本気味の研究に止まらず、
2月には、2段エッティング加工によりインテリードの一
部がリードフレーム上位の部分より下方に向かって加
工されたリードフレームを用いた半導体装置であって、内
一端子側にリードフレーム上位部から出る導線と、内
二端子側と、はインテリードにて一時に差しし
リードフレーム上位と同じくその内側面と反対する
内側の被子端とをもつて、且つ、該子端はインテリ
ードの内側面においてインテリードに貫して開けた
溝又は溝に付けており、該子端の内側面に半導
体装置を封止するための封止部から露出する
ように、インテリードに、該封止部が14万度で成
り、

(作用) 本実験の方法によれば、上記のよう
に操作することにより、リードフレームを用いた場合
止型半導体晶において、多段化に加えて、且つ
反応の度13(b)に示す可変リードフレームを用いた
場合のように、アフターリートのフォーミング工程をそ
としないため、これらの工程に屈曲して貯蔵していく
アフターリードのスニーカーの駆除やアフターリードの二
重化(コープラテアリティ)の問題を全く無くすことが
できる。またこの段の段数を可変とするのである。まし
ては、2段エンシニシング加工によりインナーリードの度13
(a)の度よりも高精度に角度加工された。また、イン
ナーリードを又既に加工された多ビンのリードフレーム
用いることにより、半導体晶の多段化に貢献でき
るものとしている。更に、既述する、図11に示す2段
エンシニシングにより得られたリードフレームを用い
ることにより、インナーリード度の度2度には半導体晶を用
いて、ワイヤボンディング度のよいものとしている。
また1度も半導体晶で、度3度、度4度にはインナーリー
ドに然めてもうたのインナーリード度には、多段してお
是つ、ワイヤボンディングの半導体晶を用くとこれら、
0005:

180を並べる必要なく、図1(d)に示すような左端に180を並べない風波の二重でも良い。
[0.0, 1.0, -1.0]

100101 天井内1のモードは第100に使用のコードフレーム130に、42Xニッケル-鈷合金を構成としたしので、そして、図9 (a) に示すような形状をした。エッチングによりそれを加工されたリードフレーム130Aを用いたものであり、端子は図13の部分や他の部分の底面より底部に形成されたインナーリード部131もしくは、タムバー136は底部が止まる底のタムとなる。図9 (a) に示すような形状をした、エッチングによりそれを加工されたリードフレーム130Aを、エレクトロニクスにおいては用いたが、インナーリード部131とチップ部133以外は実用的に不適なものであるから、この先端には規定はされない。インナーリード部131の底面には40 μm、インナーリード部131以外の部133は0.15mmでリードフレーム底部の底面の高さである。インナーリード部131以外の底面は0.5mmに用ひやすく高い0.125m^{-0.50}cmまででも良い。また、インナーリードビッチは0.12 mmと長いビッチで、モード形状の多様化に効果的であるとしている。インナーリード部131の第2面131Bには平面上でワイヤボンディングしやすい形状としており、図1 (b) に示すように、第3面131Aと第4面131ACにはインナーリード側へ凹んだ形をしており、第2面131Ab (ワイヤボンディングを最もしくしても实用的に良いものとしている。

321 次に支那内地の貿易は又何等の

モビリスによるつづいて底面に張り付く。アシ ハセ
チング加工にてカネカニされた。図9(上)に
ドフレーム130Aを、インアーリード131
2E131A6が図8で上にならうようにして用
(図8(下))。

モニタ110の画面111側の面を図示す
モニタモディファンド112

ました。(四三(b))

吉田は生子110モダイバンド: 35に生じて、
吉田ニキ110の吉田兄111とインテリーリー、
1次電のス2匹とモウイタ: 20にてボンデーン
した。(88(c))

はいて、這次の新記録を出すことで田中が止む所を失つた後、不運なりードフレーム1200のモード1400までに出来ている元素をアリスにて分析し、モード1330を出でたらとともに電子ビームの強度1100を示す元

9)に示すリードフレーム：30人のダニエル・ミル
フレーム元107名をモニタした。この中、リードフレーム
の被子Eのかたの面にニセヒビのEIIがうごきを示す
3人をモニタしてニセヒビを確認した。(53
e)

いて、最初に180を基準に190を介してヌテビの
度を測るようにならぬ全般に受けた。(図8(1))
これで180には、二種類あるのは勿論、ヌテビ
度が逆であることにどう所止度とヌテビのな
る方が入りこなはれどもクラシックに入り表示してし
めがないようにするふに受けたものであるが、必
し逆算としない。また、基方にころね止に所定の
いて行うが、本筋はヌテビ110のライズで、且つ、
アフレーバーのヌテビの外側の筋が若干左ばかりだ
としたままで封止した。

0.131 エネルギーを最大限に用いらねらリードフレームの最高万能を以下、図にそつて表示する。图1-1-1は矢印の「のまが」の正方形は必ず同じ大きさで、フレームの最高万能を表示するための、インテリアニズムをもじる意図におけるものである。

これらリードフレームを示す出力である。このD1-D2の組は、左側における三三二出力である。1110はリードフレームと異なる。11120はレジストパターン、11130はスイッチ、11140は第二の出口、11150は第一の11160は第二の出口、11170は第三の出力である。

にニッティングは底面を示す。元す。 4'2×ニッケ
ルを欠うタ2. 黒色の2. 1. 6. 1. 1. 1. 1. 1. 1.

“アーティストの画面にて、アーティストがアーティストを描く”
アーティストがアーティストを描く

この方法は、アーティストの才能を最大限に引き出すための最良の手段です。アーティストの個性と才能を尊重しながら、プロのアドバイスを参考して、自分だけのスタイルを作り出せます。

1120日既成した。1911(62)年
6月11日、他の二種と並んで完成した。

レーモンは1110とこの両国からベタばに
シニヤルを245倍に飛躍して来たのである。

スの第二のMORI 140に、インテーリー
の名はモモシロのムニモチヤーの事

3月18日、少なぐとシリードフレーム111-Uの
ード先端部を仄破をさしが、は工程におい。

て、テーピングの工場や、リードフレームを販売するクランチエ社で、ベトナムに置かれた多角的に販売した日本との往来が頻繁にならざるがあらうので、エッティングを行なうエリアはインテリード先端のスピーカー区だけにして大きめにどうぞ有りがあらう。次いで、底面 S 7 ° C. に高さ 8 ポースの化成エニス板を用いて、スプレーは 2. SK 5 / cm² にて、レジストパターンが形成されたリードフレームは 1110 の面をニッティングし、ベトナム（モニタ）に置かれた同一のピット 1150 の上にそれがリードフレーム位置の約 2 / 3 倍度に達した時にエッティングを止めた。（図 11 (b))

上文又1回目のエッティングにおいては、リードフレーム
又ね11110の片端から同時にニッティングを行ったが、
必ずしも片端から両端にエッティングする必要はない。エ
ヌ死肉のように、又1回目のエッティングにおいてリード
フレームヨリ11110の片端から両端にエッティングする
場合は、片端からエッティングすることにより、RSTを
又2回目のニッティング時間を見切るためで、レジスト
パターン920B端からのみの片端エッティングの場合と
にべ、又1回目エッティングと又2回目エッティングのトー
タル時間が逆算される。次いで、第一のRST1130
側の端をされた第一のRST1500にニッティングを元尾
11180としての耐エッティングなどのホットメルト型
ラックス-（ブレインクル元ニッケルと銀のRSTラックス-222...
MR-WB6）を、ダイコータモ皮いて、元尾し、ベタ
吹（平毛吹）にヒビをれた第一のRST1150に埋め込
んだ。レジストパターン1120A以上も正ニッティングに
成功し1180にヒビをれたのは既とした。（图11
(c)）

エッティング基板を 1180 モ、レジストパターン 112-0 ハ上記に示すと要はないが、第一の凹部 115-0 を含む一面にのみ露下することは許されに、图 11(c) に示すように、第一の凹部 115-0 とともに、又一の凹口部 113-0 の全面にエッティング基板 1180 を形成した。又、内部で使用したニッティングビード 1180 は、アルカリ洗浄液のワックスであるが、基板内にエッティング液に對応があり、ニッティング部にあら複数の一点成なるあるものが、ドミンゴ、ドミ、上記ワックスに固定され、T.U.V. 硬化型のものにして、この点にニッティング基板を 1180 モインアーリード充て用のねじを打つたためのバーティーが形成された基板の面とそれと第一の凹部 115-0 が接するように上り、第一の凹部のニッティング部に第一の凹部 115-0 が形成されて穴とくなさないようにしていくとともに、充て部をニッティング加工に対しての拘束的な拘束条件をしており、スプレードモード (2.5 kPa/cm² 以上) とすることで、これによりニッティングがなされ簡単に穴ができる。この後、第 2 回目のニッティングを行なへれば (二重化) に形成された第二の凹部 1160 を元西側からリードフレーム側に 1110 モをエッティングし、貫通させ、

インテーソード六式戦131Aを発注した。(S: 16)

ス1回目のニッティング体工にて作成された。リードフレーム面に平行なニッティングたぬき面は正面であらが、この年をもじり2年にはインテーリード側にへこんだ凹凸である。ないで、例え、ニッティング反応器をもとのゆみレジストロ（レジストロパターン1120A-1120B）のゆみをもい、インテーリード反応器1120Aが2年後もいたれた図9（a）に示すリードフレーム1120Aをもと、エッティング反応器1120とレジストロ（レジストロパターン1120A、1120B）のゆみに本塗料アクリルム本塗料によりおなじゆみした。

(0014) 上記、図11に示すリードフレームの構造
万能に、本実用例に用いられる。インナーリード先端部
を両側に押出したリードフレームをエッチング加工により
二面打ち万能で、图11に示す、インナーリード
先端の第1圧1.3-1.1Aと第2圧1.3-1.1Aを両側面にわたりの幅分と同
じに、ス2圧1.3-1.1Aと内側まで延長し、且つ、ス
1.1面1.3-1.1Aと、第2圧1.3-1.1ACEをインナーリードの
側に向かって凹んだ形にてうニッティング加工万能で
ある。上述する実用例の特徴は、左のようパンプを
いてキヤウドモインナーリードの第2圧1.3-1.1Aを
なしし、インナーリードと空氣的に接続する場合に
、第2圧1.3-1.1Aをインナーリード側に凹んだ形ス
ルした方がパンプ作成の時の片合性が大きくなる
。图12に示すニッティング加工万能が用いられる。图1
に示すエッチング加工万能は、第1回目のニッティング
度までに、图11に示す万能と同じであるが、エッチ
ング加工用11.160を第2の凹凸11.160間に並べ込ん
ど、第一の凹凸11.160側から第2回目のニッティング
を行い、またそこまで見なつてない限り、第1回目
ニッティングにて、第二回用11.140からのニッティ
ングに並んでおく。图12に示すニッティング加工万
能によってあらたリードフレームのインナーリード先
端部の面には、图6(b)に示すように、第2面1.3-
1.1がインナーリード側にへこんだM字に入

さて見てみると、図11(e)に示す、半径はW1を1
 0.0 mm として、インナーリード先端部ピッチ0が0.
 15 mm まで加工可能となる。またW1を0.05mmと
 区して見くし、半径W1を7.0mm程度とすると、イ
 ンナーリード先端部ピッチ0が0.12mm程度で加
 工ができるが、逆にし、半径W1のとり万次第で
 インナーリード先端部ピッチ0に更に良いピッチまで
 加工が可能となる。ちなみに、インナーリード先端部ビ
 ッチ0を0.08mm、また2.5mmで半径は0.05mm
 段差が発生する。

(100-16) このようにエッティング加工にてリードフレームを形成する。インナーリードの長さが長い場合には、板厚工程でインナーリードのヨレが発生しにくくなるには、図9-(a)に示す形状のリードフレームエッティング加工にてはるが、インナーリードの長さが長い場合には、図9-(c) (イ)に示すように、インナーリード元部から距離131Bを抜け、イジゲニーリード元部附近までをなした形にして形成したものとて、これはなぜかには不必的な距離131Bをブレース等により切断して図9-(a)に示す形をもつた。尚、前述のように、図9-(c) (イ)に示すものを切断し、図9-(a)に示す形状にするには、図9-(c) (ロ)に示すように、「芯子…基板のため複数テープ1-6-0(ポリイミドテープ)」を使用する。図9-(c) (ロ) の形状で、ブレース等により遮断部131Bを切断するが、チップヌタ等に、テープをつけた状態のままで、リードフレームに固定され、そのままで粘着剤で止むる。また、リードフレームにて一切剥離分を示すものである。

〔0017〕エヌヌヌのモードには用いらぬたリード
「ドフレニム」のインヂニアードモードでの断面形状は、図
13(イ)、(ア)に示すようになっており、ニジテング
モードでは、100度の傾きには逆らず、モードの
45度よりモード大きくなっている。W1、W2(約1
0.04m)とともにこの部分の幅は三方向の傾きW1から一
次でなくなっている。このようにインヂニアードモードの
断面は広くなつた断面形状であるため、どうここ二つに
いても半周はモード(周波せす)とインヂニアードモード

131AとクライアントB、131Bによる画面(ボンディング)が美しいものとなつてゐるが、本実用新型の場合はニッティング面図(図13(ロ))(ハ)をボンディング面としている。また、131Aはニッティングフレームによる平面図、131Aはリードフレーム面図(1-21A、1-21B)のはうを当ててある。ニッティングニセ面図がアラビの無い面であるため、図13(ロ)の(ハ)の場合には、特に右側(ボンディング)面が重ねられ、図13(ハ)は記載に示す加工方法にて形成されたリードフレームのインナーリード先端部1321Bと呼ばれる部(表示セT)とのはく離(ボンディング)を示したものであるが、このはく離インナーリード先端部1321Bは

の両面は平面上にあるが、この部分の表面形状は必ずしも
べつべくとれない。また両面ともリードフレーム上に
である。高橋（ポンディング）更にはエポキシ樹脂
チップエポキシより劣る。图3-1 (二) にプレス（ニッ
キング）によりインナーリード元素を封入した後に
チッキング加工によりインナーリード元素は图3-1 (二)
1331Dを加工したものの、ニッキング部は示して
ある。との旨は（ポンディング）を示したものであらが、こ
れをにはプレス歪みが図に示すようにニッキングになつていて
10 ため、どちらの歪も用いてモール（ポンディング）して
6. 図3-1 (二) の (a), (b) に示すようにモール
（ポンディング）の間に空気孔が悉く品目めにらはれて
たら良きが多い。かく、1331Aのニッキング部であ
る。

【0018】次に又若内1の電極片止留部を図の大
見開きを示せら。图3-1 (d) - (e) は、それぞれ、
は又若内1の電極片止留部を図の大見開きに示すので
ある。图3-1 (d) に示す又若内1のニッキング部に、又若内
1のニッキング部とは、ダイパッド113Sの位置が異なら
6. るもので、ダイパッド113Sが左側に位置していら。タ
イパッド113Sが右側に位置していらることにより、又
若内1に比べ、熱の発散性が良いでいる。图3-1 (d) に
示す又若内1のニッキング部は、ダイパッド113Sが左側
に位置しているものであれ、又若内1に比べ、熱の發
散性が良いでいる。又若内1や图3-1 (e) に示す又若内
1とは、やはりニチ110の向きが異なり、ワイヤポンデ
イング部をリードフレームの裏1面に取けていれる。图3
-1 (d) と图3-1 (e) は、图3-1 (d) に示す又若内1に、それ
ぞれ又若内1、图3-1 (e) に示す又若内、图3-1 (d) に
示す又若内において、ニッキングのニセからならニセ部を区
けず、ニセ部の面を直接電子線として用いていらしめて

カウ、留止二たどをなしたまどとなつていろ。」
〔0019〕そして「二石男?の取扱い止用紙本多量
を運びる。図4-(a)は二石男2の運搬用紙本多量
の正面図であり、図4-(b)は図4-(a)のA-A-
A'に沿うるインテリード紙の断面図で、図4-(c)は
図4-(a)のB-B'-B'における被覆紙の断面図であ
る。即、二石男2の車輪は被覆紙の内側に支承され
同じとなる第三回ははじじた。図5や、2001にビデオ
三回、210は本番は五回、211には被覆紙(パッ
ド)、220はワイヤ、230はリードフレーム、23
1にはサンタリード、231Aはヒートスティック、232はスリーブ
は第2番、231Aには第3番、231Aには第4番、
233にはスチル板、233Aにはスチル板、233Bには
板、233Sは上部板、240は止用紙床、270は
止用紙床テープある。エスカレーターのミキシング区におい
ては、リードフレーム230はダイバッドを飛ばないも
ので、スピカはエチ210はサンタリードをつとど
に刈り草用紙テープ270により固定されており、本
番第三210は、被覆紙230の内側面(パッド)211

例にウイヤ220により、インテリード231の声2
箇231へ0と呼ばれています。エヌモ2の音も、
英語の1音と同様に、キズナ2200と称され
てその音色的な性質は、モテE233の元音基に受けられた
ヒズナのニキシからうなずき声E233Aを介してプリント
舌舌Eヘ延びることにより得られます。

(00201) また、本発明の2の構成は主に、図1(a), 10(b)に示す、ダイバードを用たない、シングルにより左右が工されたリードフレーム2300を用いたもので、その左右万方向に実施例1と同じ所と同じ部であるが、異なる点は、実施例1の向きにはではなくテイングをインナーリードに固定した状態でワイヤボンディングを行い、接着剤止しているのにに対し、本実施例2の場合には、平面上にて210モインナーリード231とともに接着剤を用いて220上に固定した状態で、ワイヤボンディング工程を行なう。即ち、接着剤止後のプレスによって不規則部分ができる、この原因は、本発明1と同様である。図10(a)に示すリードフレーム2300Aを用場合には、図9(a)に示すリードフレーム2300Aを用場合には、図9(b)に示すリードフレーム2300Bを用ひた場合は、リードフレーム2300Aに示すシングルを用いた時のものとの比較し、図10(a)に示す方式にても、この結果、図10(c)、(d)に示すように、まず、両側のため両側をニードル(ポリイミドビニール)を用する。

(0.0.2.1) 図5 (a) ~図5 (c) は、天井内2のニ
キナミの穴開きニキナミの断面図であらう。図5
(a) に示す支承部がニキナミのニキニキー
トスル天井内2の内壁の間をか
図5 (b) で、天井内2を下る面を下ににしていらる。
およびワイヤーポンティング板モリードフレームの天井
に沿ひて、天井内2の天井板とのみでは全く見えない空
(c)。図5 (c) に示す天井内2の天井板に、それぞ
れ天井内2のニキナミは、図5 (a) に示す支承部のニ
キナミに於いて、ニキナミのニ日からなる天井板を置け
て、天井板の天井内2をニキナミとして用いているのであ
る。天井板がなく、天井板223の断面223を天井内2
に於いていろいろ、チヌタ等での位置のチェックがし
い結果となつてゐる。

以上を在り、350に高密度テープである。これを左の
の半ばは右に並んで、左は左側に並んで、パン
311によりインテリード331の第2段331Aを
に固定され、実質的にインテリード331と同様で
いる。リードフレーム330は、図10(a)、(b)
(b)に示すかたのもので、図11に示すニッポンテ
エにより組み立たしを示している。左12(a)
(b)に示すように、インテリード331の第2段331
W1A、W2A(17100μm)ともこの部分の右331
方向の間のW1Aよりも大きくなっている。左12、
インテリード331の第2段331Aはインテリード
の内側に向かって凹んだ形状で、第2段331Aが二
であることより、インテリードの表面化に付随して
とともに、インテリード331の第2段331Aを
において、セヌミテとパンプにて表面に形成する口
に、図10(c)、(b)のよう逆張りがしあいものと
ている。また、セヌミテの場合は、元モード1やモード
2の大きさと併せて、セヌミテ330とモード2との
大きな差異は、モード331矢印部におけるモード
の半径からなるモード331矢印部におけるモード
への比を示すことにこれが原因である。

(0023) 天井例の手書き注釈に、天井内1の手書き
は当時の書き方に異なり、図12に示すニッティングに
より天井内1これたりとヒニムを用いたものと思われる
が、手書きは8年の経年変化にはほぼ同じ工法であろう。
異なる点に、天井内1の手書きは天井の書きには手書きテ
キストをインテリードで固定した状態でワイヤボンディング
を行い、一方止止めているに對し、天井内3のニ
ット書きは書きには手書きには、手書きテキスト10をインテリード
ドコ31にパンプを介して固定して本筋的に固定した次
第で表面止止めしているものである。一方止止めのブレ
ンにより手書き部分の初期、真子材の見返りに、天井内1の
書きは天井の書きと同じである。

(0024) 区6 (a) は、本規則の規定のうちの
規則の規定の範囲である。区6 (a) に示すと
同様に規定する。

内半球では、西半球の半球では東において、ヨコ
のヨコからうらヨコヨコをかけて、ヨコヨコの風をヨコヨ
コとして見ていくものである。ヨコ風をよくしてヨ
コヨコヨコの風をヨコヨコ風と見出している。チ
ニヤニヤではそのチニヤニヤがしあい風速となっている。
更にこのヨコヨコの風速ヨコヨコ風をヨコヨコと上
風からチニヤニヤしていき風速とてることもできる。


[10025] において、高坂例⁴の取扱いは豈ちやほほ又、
を述べる。図7-(a) は高坂例⁴の右方針止盤を示す
その断面図であり、図7-(b) は図7-(a) の A-A
線におけるインテーリード段の断面図で、図6-(c) に
図6-(4) の右7-9時ににおける右子午E型の断面図であ
る。左側は高坂例⁴の三連止盤の内孔仕事部にしてば
同じとなるが、右側を示した、図7-(d) は右子午E型

(10)	14459-8205
手ぬ	
190	ードフレームミガキ
24	1331A6
260	イニシグロ
使用テープ	1410
270	ードフレームミガ
盤固定用テープ	1420
350	オトレジスト
使用テープ	1430
470	ジストバターン
緑色反光材	1440
1110	ンナーリード
ードフレームミガ	1510
1120A, 1120B	ードフレーム
ジストバターン	1511
1130	イパッド
一の巻き糸	1512
1140	ンナーリード
二の巻き糸	1512A
1150	ンナーリード先端部
一の巻糸	1513
1160	フターリード
二の巻糸	1514
1170	△バー
緑色	1515
1180	レーム糸 (10巻)
ラテングミガキ	1520
1320A, 1320C, 1320D	スリムテ
イテ	1521
1321B, 1321C, 1321D	底糸 (パッド)
セミ	1530
1331B, 1331C, 1331D	ナフ
ンナーリード先端部	1540
1331A6	止用面


(11)

MAX 5-0205


(B1)




(B2)




(B3)




(B4)




(B5)




(B6)




(B7)




(B8)





(B9)





$$\kappa u = 9 - \varepsilon z c_3$$





(1 5)

$$x = s - \epsilon_{\text{cos}}$$

(Σ : 2)

